











RC4558

SLOS073G - MARCH 1976-REVISED OCTOBER 2014

RC4558 Dual General-Purpose Operational Amplifier

Features

- Continuous Short-Circuit Protection
- Wide Common-Mode and Differential Voltage Ranges
- No Frequency Compensation Required
- Low Power Consumption
- No Latch-Up
- Unity-Gain Bandwidth: 3 MHz Typ
- Gain and Phase Match Between Amplifiers
- Low Noise: 8 nV/√Hz Typ at 1 kHz

Applications

- **DVD Recorders and Players**
- Pro Audio Mixers

3 Description

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the µA741, except that offset null capability is not provided.

The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is shortcircuit protected, and the internal frequency compensation ensures stability without external components.

Device Information(1)

		<u> </u>		
PART NUMBER	PACKAGE (PIN)	BODY SIZE		
	SOIC (8)	4.90 mm x 3.91 mm		
	SOIC (8)	3.00 mm × 3.00 mm		
RC4558	PDIP (8)	9.81 mm × 6.35 mm		
	TSSOP (8)	3.00 mm × 4.40 mm		
	SOP (8)	6.20 mm × 5.30 mm		

⁽¹⁾ For all available packages, see the orderable addendum at the end of the datasheet.

Noninverting Amplifier Schematic






Table of Contents

1	Features	. 1	7.2 Functional Block Diagram	9
2	Applications	. 1	7.3 Feature Description	9
3	Description		7.4 Device Functional Modes	9
4	Revision History	0	Application and Implementation	10
5	Pin Configuration and Functions		8.1 Typical Application	10
6	Specifications	0	Power Supply Recommendations	13
•	6.1 Absolute Maximum Ratings	4/	0 Layout	14
	6.2 Handling Ratings		10.1 Layout Guidelines	14
	6.3 Recommended Operating Conditions		10.2 Layout Example	14
	6.4 Thermal Information	4.	1 Device and Documentation Support	15
	6.5 Electrical Characteristics		11.1 Trademarks	15
	6.6 Operating Characteristics		11.2 Electrostatic Discharge Caution	15
	6.7 Typical Characteristics		11.3 Glossary	15
7	Detailed Description	. 9 12	Mechanical, Packaging, and Orderable	
	7.1 Overview	. 9	Information	15

4 Revision History

Changes from Revision F (September 2010) to Revision G


Page

- Added Applications, Device Information table, Handling Ratings table, Feature Description section, Device
 Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
 section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section...... 1
- Removed Ordering Information table.



5 Pin Configuration and Functions

D, DGK, P, PS, OR PW PACKAGE (TOP VIEW)



Pin Functions

P	PIN		DESCRIPTION					
NAME	NO.	TYPE	DESCRIPTION					
1IN+	3	1	Noninverting input					
1IN-	2	I	Inverting Input					
1OUT	1	0	Output					
2IN+	5	1	Noninverting input					
2IN-	6	1	Inverting Input					
2OUT	7	0	Output					
V _{CC} +	8	_	Positive Supply					
V _{CC} -	4	_	Negative Supply					

Copyright © 1976–2014, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC+}	Symply yeltogo (2)		18	\/
V _{CC} -	Supply voltage (2)		-18	V
V_{ID}	Differential input voltage ⁽³⁾		±30	٧
VI	Input voltage (any input) (2)(4)		±15	V
	Duration of output short circuit to ground, one amplifier at a time (5)		Unlimite	ed
T_{J}	Operating virtual junction temperature		150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, unless otherwise noted, are with respect to the midpoint between V_{CC+} and V_{CC-}
- Differential voltages are at IN+ with respect to IN-.
- (4) The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.
- (5) Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-65	150	°C
V	Floatroctotic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	0	500	\/
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 (2)	0	1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC+}	Cupply voltage		5	15	V
V_{CC-}	Supply voltage		- 5	-15	V
_	Operating free cir temperature	RC4558	0	70	°C
1A	Operating free-air temperature	RC4558I	-40	85	10

6.4 Thermal Information

				RC4558			
	THERMAL METRIC ⁽¹⁾	D	DGK	Р	PS	PW	UNIT
				8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	97	172	85	95	149	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

at specified free-air temperature, $V_{CC+} = 15 \text{ V}$, $V_{CC-} = -15 \text{ V}$

	PARAMETER		TEST CONDITIONS ⁽¹⁾	T _A ⁽²⁾	MIN	TYP	MAX	UNIT	
V	lanut offeet voltage		V 0	25°C		0.5	6	mV	
V_{IO}	Input offset voltage		V _O = 0	Full range			7.5	IIIV	
	lanut offeet current		V 0	25°C		5	200	~ ^	
I _{IO}	Input offset current		$V_O = 0$	Full range			300	nA	
	Input bias current		V _O = 0	25°C		150	500	nA	
I _{IB}	input bias current		V _O = 0	Full range			800	IIA	
V_{ICR}	Common-mode input voltage ra	nge		25°C	±12	±14		V	
			$R_L = 10 \text{ k}\Omega$	25°C	±12	±14			
V_{OM}	Maximum output voltage swing		$R_1 = 2 k\Omega$	25°C	±10	±13		V	
			KL = 2 K12	Full range	±10				
۸	Large-signal differential voltage	amplification	$R_L \ge 2 k\Omega$,	25°C	20	300		V/mV	
A _{VD}	Large-signal differential voltage	amplification	$V_{O}^{-} = \pm 10 \text{ V}$	Full range	15			V/IIIV	
B ₁	Unity-gain bandwidth			25°C		3		MHz	
r _i	Input resistance			25°C	0.3	5		ΜΩ	
CMRR	Common-mode rejection ratio			25°C	70	90		dB	
k _{SVS}	Supply-voltage sensitivity (ΔV_{IO}	/ΔV _{CC})	$V_{CC} = \pm 15 \text{ V}$ to $\pm 9 \text{ V}$	25°C		30	150	μV/V	
V _n	Equivalent input noise voltage (closed loop)	$A_{VD} = 100,$ $R_S = 100 \Omega,$ $f = 1 \text{ kHz},$ $BW = 1 \text{ Hz}$	25°C		8		nV/√ Hz	
				25°C		2.5	5.6		
I _{CC}	Supply current (both amplifiers)		$V_O = 0$, No load	T _A min		3	6.6	mA	
			140 load	T _A max		2.3	5		
						75	170		
P _D Total power dissipation (both amplifiers)			V _O = 0, No load	T _A min		90	200	mW	
			140 1000	T _A max		70	150		
\	One antally attacked the	Open loop	$R_S = 1 k\Omega$	0500		85		-10	
V_{O1}/V_{O2}	Crosstalk attenuation	A _{VD} = 100	f = 10 kHz	25°C		105		dB	

 ⁽¹⁾ All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.
 (2) Full range is 0°C to 70°C for RC4558 and -40°C to 85°C for RC4558I.

6.6 Operating Characteristics

 $V_{CC+} = 15 \text{ V}, V_{CC-} = -15 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIO	MIN	TYP	MAX	UNIT	
t _r	Rise time	$V_I = 20 \text{ mV},$	$R_L = 2 k\Omega$,	$C_{L} = 100 \text{ pF}$		0.13		ns
	Overshoot	$V_I = 20 \text{ mV},$	$R_L = 2 k\Omega$,	$C_{L} = 100 \text{ pF}$		5%		
SR	Slew rate at unity gain	V _I = 10 V,	$R_L = 2 k\Omega$,	$C_{L} = 100 \text{ pF}$	1.1	1.7		V/µs

Product Folder Links: RC4558

TEXAS INSTRUMENTS

6.7 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage $(T_A = 25^{\circ}C)$




Figure 2. Supply Current vs Temperature ($V_{CC} = \pm 15 \text{ V}$)




Figure 3. Gain and Phase vs Frequency $(V_{CC} = \pm 15 \text{ V}, R_L = 2 \text{ k}\Omega, C_L = 22 \text{ pF})$




Figure 4. Gain and Phase vs Frequency $(V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega, C_L = 22 \text{ pF})$




Figure 5. Output Voltage Swing vs Supply Voltage ($R_L = 2 k\Omega$, $T_A = 25^{\circ}C$)




Figure 6. Output Voltage Swing vs Frequency $(V_{CC} = \pm 15 \text{ V}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C})$



Typical Characteristics (continued)




Figure 7. Output Voltage Swing vs Load Resistance $(V_{CC} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C})$




Figure 8. Output Voltage Swing vs Temperature ($V_{CC} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$)




Figure 9. Negative Output Voltage Swing vs Temperature (V_{CC} = ± 15 V, R_L = 10 k Ω)




Figure 10. Open Loop Gain vs Frequency (V_{CC} = ±15 V, R_L = 2 k Ω , C_L = 22 pF, T_A = 25°C)




Figure 11. Input Bias Current vs Temperature $(V_{CC} = \pm 15 \text{ V})$





Figure 12. Input Offset Voltage vs Temperature $(V_{CC} = \pm 15 \text{ V})$



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The RC4558 device is a dual general-purpose operational amplifier, with each half electrically similar to the µA741, except that offset null capability is not provided.

The high common-mode input voltage range and the absence of latch-up make this amplifier ideal for voltage-follower applications. The device is short-circuit protected, and the internal frequency compensation ensures stability without external components.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Unity-Gain Bandwidth

The unity-gain bandwidth is the frequency up to which an amplifier with a unity gain may be operated without greatly distorting the signal. The RC4558 device has a 3-MHz unity-gain bandwidth.

7.3.2 Common-Mode Rejection Ratio

The common-mode rejection ratio (CMRR) of an amplifier is a measure of how well the device rejects unwanted input signals common to both input leads. It is found by taking the ratio of the change in input offset voltage to the change in the input voltage, then converting to decibels. Ideally the CMRR is infinite, but in practice, amplifiers are designed to have it as high as possible. The CMRR of the RC4558 device is 90 dB.

7.3.3 Slew Rate

The slew rate is the rate at which an operational amplifier can change its output when there is a change on the input. The RC4558 device has a 1.7 V/µs slew rate.

7.4 Device Functional Modes

The RC4558 device is powered on when the supply is connected. Each of these devices can be operated as a single supply operational amplifier or dual supply amplifier depending on the application.

Copyright © 1976–2014, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Typical Application

Some applications require differential signals. Figure 14 shows a simple circuit to convert a single-ended input of 2 V to 10 V into differential output of ± 8 V on a single 15-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier acts as a buffer and creates a voltage, V_{OUT+} . The second amplifier inverts the input and adds a reference voltage to generate V_{OUT-} . Both V_{OUT+} and V_{OUT-} range from 2 V to 10 V. The difference, V_{DIFF} , is the difference between V_{OUT+} and V_{OUT-} .




Figure 14. Schematic for Single-Ended Input to Differential Output Conversion



Typical Application (continued)

8.1.1 Design Requirements

The design requirements are as follows:

Supply voltage: 15 V
Reference voltage: 12V
Input: 2 V to 10 V
Output differential: ±8 V

8.1.2 Detailed Design Procedure

The circuit in Figure 14 takes a single-ended input signal, V_{IN} , and generates two output signals, V_{OUT+} and V_{OUT-} using two amplifiers and a reference voltage, V_{REF} . V_{OUT+} is the output of the first amplifier and is a buffered version of the input signal, V_{IN} (see Equation 1). V_{OUT-} is the output of the second amplifier which uses V_{REF} to add an offset voltage to V_{IN} and feedback to add inverting gain. The transfer function for V_{OUT-} is Equation 2.

$$V_{OUT+} = V_{IN} \tag{1}$$

$$V_{\text{OUT-}} = V_{\text{REF}} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{\text{IN}} \times \frac{R_2}{R_1}$$
(2)

The differential output signal, V_{DIFF} , is the difference between the two single-ended output signals, V_{OUT+} and V_{OUT-} . Equation 3 shows the transfer function for V_{DIFF} . By applying the conditions that $R_1 = R_2$ and $R_3 = R_4$, the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to the V_{REF} . The differential output range is $2 \times V_{REF}$. Furthermore, the common mode voltage will be one half of V_{REF} (see Equation 7).

$$V_{DIFF} = V_{OUT+} - V_{OUT-} = V_{IN} \times \left(1 + \frac{R_2}{R_1}\right) - V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN} \tag{4}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$
 (5)

$$V_{DIFF} = 2 \times V_{IN} - V_{REF} \tag{6}$$

$$V_{cm} = \left(\frac{V_{OUT+} + V_{OUT-}}{2}\right) = \frac{1}{2}V_{REF}$$
(7)

8.1.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common mode input range and the output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design. Because RC4558 has a bandwidth of 3 MHz, this circuit will only be able to process signals with frequencies of less than 3 MHz.

8.1.2.2 Passive Component Selection

Because the transfer function of V_{OUT-} is heavily reliant on resistors (R_1 , R_2 , R_3 , and R_4), use resistors with low tolerances to maximize performance and minimize error. This design used resistors with resistance values of 36 k Ω with tolerances measured to be within 2%. But, if the noise of the system is a key parameter, the user can select smaller resistance values (6 k Ω or lower) to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.


Product Folder Links: RC4558



Typical Application (continued)

8.1.3 Application Curves

The measured transfer functions in Figure 15, Figure 16, and Figure 17 were generated by sweeping the input voltage from 0 V to 12 V. However, this design should only be used between 2 V and 10 V for optimum linearity.





9 Power Supply Recommendations

The RC4558 device is specified for operation from ± 5 V to ± 15 V; many specifications apply from -0° C to 70° C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages outside of the ± 18 -V range can permanently damage the device (see the *Absolute Maximum Ratings*).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout Guidelines*.

Copyright © 1976–2014, Texas Instruments Incorporated



10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational
 amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power
 sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to
 Circuit Board Layout Techniques, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting
 input minimizes parasitic capacitance, as shown in Layout Example.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example




Figure 18. Operational Amplifier Schematic for Noninverting Configuration




Figure 19. Operational Amplifier Board Layout for Noninverting Configuration





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
RC4558-W	ACTIVE	WAFERSALE	YS	0		TBD	Call TI	Call TI			Samples
RC4558D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	(YRP ~ YRS ~ YRU)	Samples
RC4558DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	(YRP ~ YRS ~ YRU)	Samples
RC4558DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DRG3	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	RC4558	Samples
RC4558ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples
RC4558IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(YSP ~ YSS ~ YSU)	Samples
RC4558IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(YSP ~ YSS ~ YSU)	Samples
RC4558IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples
RC4558IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples
RC4558IP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	RC4558IP	Samples
RC4558IPE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	RC4558IP	Samples
RC4558IPW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	R4558I	Samples





25-Oct-2016

Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
RC4558IPWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU CU SN	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) R4558I	Samples
RC4558IPWRE4	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 85		Samples
RC4558IPWRG4	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	-40 to 85		
RC4558P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	RC4558P	Samples
RC4558PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	RC4558P	Samples
RC4558PSLE	OBSOLETE	SO	PS	8		TBD	Call TI	Call TI	0 to 70		
RC4558PSR	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PSRG4	ACTIVE	SO	PS	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PW	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PWLE	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	0 to 70		
RC4558PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	0 to 70	R4558	Samples
RC4558PWRE4	ACTIVE	TSSOP	PW	8		TBD	Call TI	Call TI	0 to 70		Samples
RC4558PWRG4	OBSOLETE	TSSOP	PW	8		TBD	Call TI	Call TI	0 to 70		
RC4558Y	OBSOLETE	DIESALE	Υ	0		TBD	Call TI	Call TI			

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PS (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

